DFT with SCAN/ATPG

Job Description

• Strong understanding of Siemens Tessent Tools for ATPG
• Experience in ICL, PDL, Stuck-at and transition fault pattern generation
• Good understanding on scan coverage and experience in carrying out coverage analysis.
• Experience in Timing and no Timing gate level simulations and debugging simulation failures.
• Experience in carrying out DFT DRC checks in RTL and analyzing the violations.
• Strong understanding of Scan structures, IEEE1149.1, IEEE1687, ATPG methodology and flow.
• Good understanding of timing constraints, synthesis flow and scan insertion using DC/FC
• Strong TCL/scripting knowledge

Experience

4 – 8 Years

Notice Period

No of Positions

Loction