• Experience in RTL logic design and Integration • Spyglass Lint/CDC experience • Understanding of low power design principles, UPF flows • STA timing constraint experience • General expertise in infrastructure, tools like Perl, Python etc